Abstract-In this letter, we show an improvement not only in performance but also in reliability of a 30-nm-thick biaxially strained SiGe (20% Ge) channel on Si p-type metal-oxidesemiconductor field-effect transistors. Compared with a Si channel, a strained SiGe channel allows larger hole mobility μ h in the transport direction and alleviates charge flow toward the gate oxide. μ h enhancement by 40% in SiGe and 100% in Si-cap/SiGe is observed compared with Si hole universal mobility. A ∼40% reduction in negative-bias temperature instability degradation, gate leakage, and flicker noise is observed, which is attributed to a 4% increase in the hole-oxide barrier height ϕ in SiGe. A similar field acceleration factor Γ for the threshold voltage shift ΔV T and an increase in noise ΔS VG in Si and SiGe suggest identical degradation mechanisms.
I. INTRODUCTION
A S conventional complementary metal-oxidesemiconductor (CMOS) scaling approaches its limit, interest in an alternate high-performance material is intensifying. One of the approaches to overcome the limits of device scaling is to increase performance by integrating a new channel material on a Si substrate while maintaining compatibility with CMOS technology. Silicon-germanium (SiGe) possesses several attractive properties, which make it the natural contender for extending the performance of Si [1] - [5] . Selective epitaxially strained SiGe is an attractive channel material due to its high hole mobility and compatibility with conventional CMOS processes [2] . However, placement of high-κ directly on top of SiGe will require low defect density in order to maintain low gate leakage J G and better device reliability. Mechanisms leading to low J G have been identified [3] . However, it is equally important to understand the mechanisms of reliability degradation in these devices [4] , [5] .
In this letter, we studied the performance, negative-bias temperature instability, (NBTI), and flicker noise 1/f of SiGe chan-nel p-type metal-oxide-semiconductor field-effect transistors (p-MOSFETs) and compared them with those of Si devices. Apart from the improvement in performance, it is also demonstrated that ΔV T , input-referred noise magnitude S VG , and ΔS VG in SiGe are lower compared with those in Si. However, both SiGe and Si show identical oxide field (Eox) acceleration factors Γ for ΔV T and ΔS VG , which demonstrates similar degradation mechanisms. Lower ΔV T in SiGe is attributed to the increase in the hole-oxide barrier height ϕ, which reduces the hole tunneling probability. Lower J G supports lower NBTI degradation in SiGe compared with Si.
II. DEVICE AND MEASUREMENT DETAILS
Experiments were performed on epitaxial 30-nm-thick SiGe (∼20% Ge) grown on a (001) Si surface with 110 channel orientation and with and without Si-cap p-MOSFETs [3] . Substrate doping is ∼10 18 cm −3 . The surface was cleaned with hydrofluoric acid chemistry, which was immediately followed by ∼3-nm-thick HfSiO deposition. The gate dielectric was grown by atomic layer deposition. Subsequent processing includes a conventional gate-first metal-gate (MG) process with 950
• C source/drain annealing for 10 s. The gate material used here is 700-nm-thick TaN with an MG work function Φ m of ∼4.6 eV. A Si cap of 3-nm thickness was used.
NBTI was studied using a conventional on-the-fly I DLIN technique [7] . Channel length and width are 1 and 10 μm, respectively, for NBTI and 1/f measurements. Fig. 1(a) shows the measured μ h as a function of inversion layer hole density N S for Si, SiGe, and Si/SiGe p-MOSFETs along with the universal hole mobility. SiGe shows a ∼1.5× improvement in μ h over Si, which gets better with the Si cap (∼ 2×) due to the better oxide-semiconductor interface quality. A similar improvement in the drain current I D and the transconductance g m is also observed [see Fig. 1(b) ]. It is important to note that, in spite of a poor interfacial quality between SiGe and a gate dielectric [3] , a good amount of improvement in performance is observed in the SiGe devices. Tight-binding (TB) [11] , [12] simulations demonstrate a ∼2.8× reduction in hole transport mass (m * h 110 ) and ∼36-meV strain field splitting of heavy and light holes (HH and LH, respectively) in biaxially strained SiGe (see Table I ). Using these m * h , the theoretical estimation of the phonon-limited μ h enhancement [6] , i.e., is ∼ 3.4× (only HH contribution is taken due to the large HH and LH band splitting), where m DOS and m C are the densityof-state mass and the conductivity hole mass, respectively, for Si and SiGe. A further reduction in μ h is expected due to interface scattering (i.e., due to N IT and/or surface roughness scattering [17] ), which is not taken into account in [6] . Hence, interface scattering limits the improvement of SiGe over Si to only 1.5×, as observed experimentally. Thus, in spite of the poor interface at SiGe/high-κ, as reported in the literature, performance (I D , g m , and μ h ) improves considerably in biaxial compressive-strained SiGe p-MOSFETs compared with Si. A Si cap further enhances performance due to the suppression of interface scattering.
III. RESULTS AND DISCUSSION
An NBTI study was performed on Si, SiGe, and Si/SiGe p-MOSFETs. It is now well known that NBTI is dependent on Eox and not on voltage (V G ) [8] - [10] . For comparison of NBTI degradation in these devices, an effective gate Eox was estimated from capacitance-voltage (C-V ) measurements [see Fig. 1(c) ]. Eox determination was done using a 1-D selfconsistent Schrodinger-Poisson-based C-V simulation. The effective hole mass m * h and the valence-band splitting ΔEv for SiGe devices used for the C-V simulation are obtained from an atomistic 20-band sp 3 d 5 s * TB-based virtual crystal approximation model [11] , [12] . m * h and ΔEv used for the C-V simulations are reported in Table I . After matching the experimental C-V [see Fig. 1(c) ], inversion Q inv and depletion Q dep charges were determined from the self-consistent calculation, which, in turn, estimates Eox ∼ (Q dep + Q inv /3)/ε si . Fig. 2(a) shows time evolution of ΔV T for Si and SiGe devices for different V G stress at constant temperature. Irrespective of the channel material, ΔV T follows power-law time dependence with power-law time exponent n ∼ 0.155−0.16 (matching that of the reaction-diffusion model) for different V G stress values [9] , [10] , [13] . It is to be noted that the extracted n is independent of stress V G , which suggests the absence [16] in the range of stress bias used for this letter. Fig. 2(b) shows the Eox dependence of ΔV T for all the devices. The Eox-dependent slope Γ remains the same, irrespective of the channel material. However, a ∼ 4× reduction in ΔV T is observed for SiGe compared with Si. NBTI involves defect creation by the dissociation of Si-H bonds and the subsequent transport of H [9] , [13] . The difference in the interface defect ΔN IT between SiGe and Si is mainly expected to arise from the difference in the Si-H bond dissociation rate k F since the diffusion medium (oxide) is the same. The NBTI degradation rate can be approximated as k f ∼ (N 0 * N S * P T ) [13] , where N 0 is the Si-H bond number, N S is the inversion hole density, P T (∼ exp(−(m ox ϕ) 0.5 ) is the field-independent prefactor for the hole tunneling probability, m ox is the hole effective mass in oxide, and ϕ is the hole barrier height. Since N S (obtained from C-V ) is found to be constant at a given Eox for all channel materials, ΔV T depends only on N 0 and P T . The gate leakage current J G is a direct indicator of P T . J G reduces by ∼ 4× in SiGe compared with Si (see Fig. 3 ), which is attributed to two factors: 1) increase in ϕ (a 0.156-eV increase) and 2) reduction in hole tunneling mass m * 001 (a 1.12× reduction). The first factor has a stronger effect (exponential dependence), which suggests that the reduction in P T due to the increase in ϕ is the dominant factor in the reduction of ΔV T . However, due to the direct placement of high-κ on SiGe, N 0 is expected to increase (higher N IT ) and, hence, increase ΔV T . However, the reduction in P T compensates for the increase in N 0 for the devices used in this letter. The presence of a Si cap further improves ΔV T by ∼1.1× compared with SiGe, indicating a better interface quality. Hence, SiGe intrinsically improves NBTI, which can be verified by the reduction in J G by approximately the same amount.
Robustness of SiGe MOSFETs for analog applications is tested using 1/f noise and impact of NBTI stress on S VG . Fig. 4(a) shows the frequency dependence of S VG at fixed 
where γ is the attenuation constant of the wave function of the carrier in the oxide, N * t is the apparent oxide trap density, and E fs is the quasi-Fermi level. The first reason for the S VG reduction in SiGe is the increase in γ (= (4π/h) √ 2m * ϕ) [14] due to the increase in ϕ. The second reason is due to the reduction in N * t . A contribution to S VG from N * t (which is dominant near E fs ) gets reduced due to a larger separation of the valence-band edge from E fs in SiGe devices. Additionally, higher g m for SiGe and Si/SiGe further reduces 1/f noise (since S VG ∼ 1/g 2 m ). The Si cap in Si/SiGe suppresses direct tunneling, which can further reduce 1/f noise [15] . Fig. 4(b) shows ΔS VG as a function of stress Eox after NBTI stress of 1000 s at 125
• C. ΔS VG shows a ∼ 4× reduction in SiGe with respect to Si reflecting resilient 1/f noise behavior in SiGe. SiGe and Si devices show identical Eox acceleration factors for ΔS VG , which demonstrate similar degradation mechanisms, also corroborated from the NBTI study [see Fig. 3(b) ]. Thus, 1/f noise can be reduced by optimizing the SiGe layer such that the increase in N IT is compensated.
IV. CONCLUSION
We have shown that a biaxially strained SiGe channel shows an improvement in performance due to the reduction in the hole transport mass and valance band splitting. There is a significant reduction in ΔV T (NBTI), J G , S VG (1/f ), and ΔS VG for SiGe compared with that for Si. A Si cap on SiGe further improves performance and reliability but at added process complexity. Therefore, in spite of high N IT , as reported in the literature, intrinsic properties of SiGe (obtained from TB simulations) not only improve performance but also enhance device reliability. By proper device and process optimization [2] , [3] , SiGe alone can qualify as a promising channel material for future CMOS technology.
